ABSTRACT The reconvergence-phenomenon is common in modern circuit design. It occurs when the signal reconvenes at a certain point through multiple sensitized paths. It affects the soft error estimation and hardening. It is complicated to analyze the reconvergence-phenomenon accurately. In this paper, we propose a method based on the satisfiability problem (SAT) to analyze the single event transient (SET) reconvergencephenomenon in combinational circuits. Our method translates the SET reconvergence issue into an SAT. An SAT solver is used to determine whether the reconvergence-phenomenon could occur and the conditions for its occurrence. According to the results of the solutions, the sensitive nodes in the circuit can be defined. The results show that compared with random hardening, the average soft error rate is reduced 20% by hardening the node selected by our method.
I. INTRODUCTION
With technology scaling, soft errors in combinational circuit have become more serious in anti-radiation design. Soft error occurs when the transient induced by iron striking propagates through the paths and eventually is latched. During the propagating, SET is influenced by three masking factors: logic masking, electrical masking, and latch window masking. Many methods for SET estimation and hardening based on these three factors have been proposed [1] - [7] . However, among them, few methods can effectively analyze reconvergence-phenomenon and give reliable hardening ways.
The reconvergence-phenomenon is common in circuit design. It occurs when the signal reconvenes at a certain point through multiple sensitized paths. Reference [8] states that the data collected from several exiting integrated circuits shows that about half of the nodes in a typical very-largescale integration (VLSI) chip are fanout nodes. Owing to the pin limitations, most fanout branches must reconvene before reaching the primary output. However, not all reconvergence paths are sensitized due to logical masking. It's closely dependent on the input vector.
Past research on reconvergence-phemonmenon mainly focuses on the reconvergence fanouts [9] , [10] , the transient pulse propagation [11] , [12] , the soft-error rate calculation [13] - [15] , the timing analysis [16] , and reliability analysis [17] . Reference [12] finds that the width of the SET pulse in the combinational circuit will increase due to the reconvergence-phenomenon. Liu et al. [13] - [15] used the binary-decision-diagrams (BDDs) method to analyze the reconvergence-phenomenon and investigate the effect of reconvergence on the soft-error rate in combinational circuits. Zhang et al. [16] presents a new sensitivity-pruning method, which will significantly reduce the computational cost of considering path reconvergence correlation. The deficiencies of the previous research are as follows: 1) due to the lack of consideration of the correlation between inputs, accuracy is not enough; and 2) the complexity of the formal method is exponential for large-scale circuits.
In this paper, we propose a method to analyze the reconvergence-phenomenon in combinational circuits using a SAT solver. For a given node, our algorithm can determine whether there are sensitized reconvergence paths between the node and its reachable outputs. If possible, the corresponding input vectors are given at the same time. According to the results of the solutions, the sensitive nodes in the circuit can be defined. The results show that compared with random hardening, the average soft error rate is reduced 20% by hardening the node selected by our method.
The rest of this paper is organized as follows: Section 2 introduces the SAT and conditions of path sensitization, Section 3 introduces the SAT-based reconvergencephenomenon analysis method, Section 4 presents the simulation results, and, finally, Section 5 gives the conclusions of this paper.
II. PRELIMINARY
As mentioned in Section I, the reconvergence-phenomenon occurs when the reconvergence paths are sensitized at the same time. In Fig.1 , there are two paths between input a and output x. The sensitization condition of path a − A1 − I 3 − A3−x is that b and I 4 are set at a high level. The sensitization condition of path a−I 1−A2−I 4−A3−x is that I 2 and I 3 are set at a high level. The reconvergence-phenomenon occurs if there is an input vector can make the sensitization conditions satisfied. So the reconvergence problem can transform into a satisfiability problem. The satisfiability problem is the first problem that was proven to be non-deterministic polynomial complete problem (NP-complete) [18] . SAT-based model-checking algorithms are widely used in the field of design, testing, and formal verification [19] , [20] . To use SAT tools to analyze reconvergence phenomena, the circuit structure and constraints need converting into propositional formulas. Conjunctive normal form (CNF) is one of the most commonly used representations. The Tseitin transformation method can convert a circuit to a CNF formula [21] . However, in this paper, we use the AIGER format to represent the circuit and then convert the circuit to the CNF formula. AIGER is a format, library and set of utilities for and-inverter graphs (AIGs). The circuit described by AIGER is simple and efficient, and it can be easily coded as CNF formulas. Taking the AND gate a = b&c as an example, its AIGER representation is expressed as follows:
Where a, b, c ∈ N , a is an even number, and b, c < a.
In the AIGER representation, odd numbers represent logical negation. Its CNF formula can be coded as follows:
Where, ¬, ∨, and ∧ denote logical negation, disjunctive, and conjunction, respectively. The CNF formula of the AND gate consists of three clauses. They are (¬a ∨ b), (¬a ∨ c),
and (a ∨ ¬b ∨ ¬c). The CNF can be satisfied when the assignment of a, b, and c makes the three clauses true at the same time.
The AIG of XOR gate X 1 is shown in Fig.1 , and Table. 1 lists its AIGER representation. The first line of the AIGER file is ''aagMILOA'', which gives the number of maximum variable index, inputs, latches, outputs, and AND gates. Each gate is represented by a natural number. According to (2) , the circuit can be coded to a CNF formula and learned by the SAT solver. Setting the node at a high level can be done by adding a clause in CNF formula. For example, to set inverter I 4 to a high level needs clause (9, F) to be added into the CNF formula, where F is a flag to control whether this clause is effective. Obviously, the sensitization conditions of the two paths in Fig.1 cannot be satisfied at the same time.
When SET propagate through sensitive reconvergence path, the waveform at convergence node may be various [13] . This will affect the estimation of SER, as well as the hardening methods [15] . In our experiments, the sensitization conditions determined that, for the circuit represented by AIG, the two inputs at the reconvergence gate are at high level. Compared with other cases in [13] , our experiment analyze the worst case when considering soft error estimation. When reconvergence-phenomenon occurs, the waveform at the reconvergence gate is shown in Fig.2 . Due to the different path delays, the reconvergence pulse broadens and even results in double peaks. This increases the circuit soft error rate. Therefore, for the purpose of anti-radiation, it is necessary to minimize the pulse broadening caused by the reconvergence. It should be noted that an implied condition is that the sensitization of any path should not affect the sensitization of the other path. 
III. SAT-BASED RECONVERGENCE-PHENOMENON ANALYSIS METHOD
The purpose of our method is to determine whether the reconvergence-phenomenon can occur between two nodes.
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The node can be a primary input, a primary output, or an intermediate node.When considering soft error analysis, we are more concerned about the of reconvergence-phenomenon between the intermediate node and the primary output. The main steps of our method are: 1) finding possible reconvergence paths, 2) adding sensitization constraints, and then 3) using the SAT solver to determine whether it can be satisfied. However, considering that, for large-scale circuits, the number of reconvergence paths between two nodes may be exponential, it is impossible to find all the reconvergence paths and solve this with the SAT solver. Another problem is that having too many clauses affect the efficiency of the SAT solver. Our method needs to control the number of clauses while minimizing the search space.
A. OVERVIEW OF THE METHOD
There may be a large number of reconvergence paths between a node and an output. However, due to the logic masking, only a few reconvergence paths can be sensitized at the same time. Our method uses the SAT solver to determine whether the constraint clauses are satisfiable, while searching for potential reconvergence paths. This aims to eliminate the unsatisfiable paths as early as possible. An overview of our method is illustrated in Fig.3 . The benchmark circuits are in AIGs format. Our program reads them using AIGER tools. The intermediate node V and one of the output nodes, P, which the signal can propagate from V , are randomly selected. During pre-processing, nodes on the paths between V and P are marked, and distances between V and the nodes are calculated. The graph in Fig.4 can be taken as an example. It is abstracted from the AIG benchmark circuit, in which the NOT gate on the paths is omitted. The paths to be searched are marked with solid lines, and the unrelated paths are marked by dotted lines. Each circle represents a two-input AND gate, and the numbers in brackets represent the maximum and minimum distances from this node to P. For example, the minimum and maximum distance of node 15 from node P are 4 and 5. The algorithm starts searching from the node V . It uses a breadth-first searching strategy and maintains a checklist of node pairs. Each node pair represents two nodes that the transient pulse can reach through two different paths at the same time. The node pair (V , V ) is first put into the checklist. Then the algorithm loops until the checklist is empty or a satisfied solution is found. In every iteration, the constraints for sensitizing reconvergence paths of each node pair in checklist are added as clauses, and the problem is solved with the SAT solver. After that, the checklist is updated. The unsat node pairs are removed from the checklist, and new node pairs are extended on the basis that satisfiable node pairs are added.
The algorithm returns unsat if the checklist is empty and no satisfied solution is found, which means the reconvergencephenomenon cannot occur between node P and node V . Or it returns sat and an input vector that can let the transient propagate from V to P through two different paths. When it need to find all reconvergence paths or all satisfiable input vectors between the node P and V , the step in the dotted box can be performed. Once a satisfiable solution is found, a clause, which can mask this solution, is added. The algorithm continues to loop until there is no new satisfiable solution can be found.
B. A INCREMENTAL SEARCHING OPTIMIZATION METHOD
One of the most important issues to be addressed by our proposed approach is to reduce the amount of calculation. Considering the case of two reconvergence paths, the number of combinations for n paths is 2 n . We use an incremental 48742 VOLUME 6, 2018 search method to solve this problem. The key idea of our method is to search for the reachable node pairs along the paths. If the sensitization constraints of node pair are satisfied, the algorithm continues to search along the path and new node pairs are added to the checklist. Otherwise, the node pair is deleted from the checklist. The incremental search method can reduce the amount of computation by removing combinations that are unsatisfied at an early stage. It can significantly reduce the runtime when the final result is unsat. However, since the algorithm is a kind of breadth-first search, the computing cost would be still huge when the final result is sat. We propose two acceleration strategies to help the algorithm find solutions faster in sat situations.
C. OPTIMIZATION WINDOW AND DISTANCE-BASED SORTING
For a sat situation, the input vector that satisfies the constraints may not be unique. The goal of our method is to find one of them. By setting the optimization window and sorting the checklist, the algorithm can avoid falling into blind searching and find a solution as soon as possible. The loop part of the algorithm is divided into three stages: the solving stage, updating stage, and sorting stage. In the solving stage, the satisfiability of each element in the checklist is calculated with the SAT solver. During the updating stage, the algorithm continues searching along the satisfiable node pairs, and stops when it reaches a branch or target output. The combinations of new nodes are added into the checklist.
1) OPTIMIZATION WINDOW
During each iteration, the update leads to a large number of new node pairs. It costs too much to calculate all the elements in the checklist at each iteration. The optimization window is set in the solving stage. It is used to limit the number of node pairs calculated per iteration. It can prevent the algorithm running too long in an iteration when there are many elements in the checklist. The elements in the optimization window are solved and searched first. This method is like combining a depth-first search and breadth-first search. When the size of the optimization window is 1, the algorithm is a depthfirst search; when the size of the optimization window is large enough, it is a breadth-first search. The elements outside the optimization window are maintained in the checklist; they are not solved and searched, but they are sorted in the sorting phase. Adjusting the size of the optimization window can affect the algorithm runtime. The optimal size of the optimization window is different for different benchmarks.
2) DISTANCE-BASED SORTING
If the size of the optimization window is N , the first N elements of the checklist are solved and searched in the solving and updating stages. However, these N elements may not be the most promising candidates. The best choices are those that are 1) closer to the target output, and 2) more likely to be satisfied. The algorithm sorts the elements in the checklist during the sorting stage. The priority depends on the following two aspects:
• The distance from the target output. A node pair that is close to the target output has a higher priority. Distance is defined as the number of AND gates on the path (the numbers in brackets in Fig.4 ).
• The number of constraint clauses. The sensitization constraints of the reconvergence paths are a series of clauses. The fewer the clauses added, the more likely it is to satisfy. Therefore, the node pairs with fewer constraints will have a higher priority. The number of constraint clauses equals the number of different units on the two paths. In the experiment, the distance given a priority higher than the number of constraints. It should be noted that the sorting method is ambiguous and probabilistic. There is a higher probability of finding a satisfiable solution for node pairs ranked in the front position. Using the optimal window and sorting strategies together can quickly find a satisfiable solution for sat situations.
IV. EXPERIMENT'S RESULTS
Our method was implemented in C++. We used Minisat as the back-end SAT solver [22] . In the experiment, the benchmark circuits were chosen from Ecole Polytechnique Federale de Lausanne (EPFL) and the 1985 International Symposium on Circuits and Systems (ISCAS'85). The optimization window was set to 100. The algorithm randomly selects the intermediate node and the primary output to which transient can propagate. The random number was set to 1000. The results are shown in Table 2 . Column Rcg represents the proportion of node pairs between which the reconvergence paths are found. The proportions of sat, unsat and unknow were calculated on the basis of rcg. Sat means that a set of input vectors were found to sensitize the reconvergence paths. Unsat means that the reconvergence paths between the intermediate node and the primary output cannot be sensitized at the same time. Unknown means that the algorithm could not find a satisfied solution within a limited time nor did it give an unsat conclusion. As can be seen from Table 2 , not all reconvergence paths were satisfied. This is closely related to the circuit function. For the EPFL test suite, the reconvergence paths in some circuit, such as ctrl, int2float, cavlc, i2c, arbiter and bar, is less than others. In the circuit arbiter, there is even no reconvergence paths between any intermediate node and the primary output. Some circuits, such as ctrl, priority, adder and bar, the value of sat is 0. It means that no matter how high the rcg is, there is no reconvergence-phenomenon would occur. For the ISCAS'85 test suite, both rcg and sat are pretty high. This means that the reconvergence-phenomenon is more likely to occur in these circuits and has a more significant effect on these circuits. Liu et al. [15] compared the difference between SERA and HSPICE in evaluating the soft error rate. It is found that the two evaluation methods differ greatly for the two circuits C432 and C6288. The authors considered this because of the effect of reconvergence. From our experimental results, C432 and C6288 has a very high probability of rcg and sat. This also confirms the conclusion in [15] .
The method proposed in this paper can find all the input vectors that lead to reconvergence-phenomenon. When a satisfied input vector is found, a clause could be added to the CNF formula to mask this solution. The clause is the conjunction of the input vector inversion. For example, if the solved input vector is (a, ¬b, ¬c), then the added clause should be as follows:
For the circuit cavlc, we performed a complete simulation to find out all the possible situations. Table 3 gives information on all reconvergence-phenomenon, including the number of reconvergence paths, solutions, and the maximum path-length difference. It can be seen that, for some gates, more input vectors can satisfy the sensitization conditions, such as gates 510 and 774. These nodes have a higher probability of reconvergence, when the circuit is working. And for some gates, the maximum path-length difference is larger, such as gates 22 and 104. When the reconvergencephenomenon occurs in these gates, the transient broadening at the output is more serious. It means that these nodes are more sensitive when considering soft-error analysis and hardening.
The node sensitivity can be defined according to the number of solutions. The experimental results for the hardening of sensitive nodes are shown in Table 4 . The circuits C432 and C3540 were chosen because of their high probability of rcg and sat. The 96 nodes in the C432 are hardened, and 506 in C3540. The MMAT tool is used to calculate the soft error vulnerabilities factor (SEVF) of the circuit [23] . During the evaluation process, we simulated the standard cell hardening by adjusting the injected pulse width, which is the most common anti-radiation hardening method. The injection pulse width of the normal cells is set to 200ps, and 100ps for the hardened cells. The circuit consists of AND and NOT gates. The layout is placed by Encounter. The simulations number is set to 10,000. The experiment compares the results under inputs generated randomly and inputs solved by our method, and the results using different hardening strategies. The circuits layout and strike position sequences remain unchanged in the experiment.
In Table 4 , SEVF is an indicator of soft error rate evaluation. NSET is the number of transient pulses generated. Soft error is the number of transient pulses captured at the output.
It can be seen that under the same input vector, the number of soft errors finally captured does not differ significantly. Under the solved input vectors, more soft errors are captured. This is because the solved input vectors can sensitize the paths and reduce the effects of logic masking. For the same hardening method, the soft error rate using the random input vectors is significantly lower than that using solved input vectors. This is because under the solved input vectors, there is a higher probability of pulse broadening due to reconvergence. For both circuits, the soft error rate using sensitivity-based hardening is reduced by an average of 20% compared to the random hardening. This is because the pulses generated at the sensitive nodes are more likely to broaden during the propagation due to reconvergence. Reducing the pulse width during the generation stage can effectively reduce the final captured pulse width and reduce SEVF. Fig.6 shows the pulse width distribution for the sensitivitybased hardening and random hardening. The x-axis is the soft error pulse width distribution interval, which corresponds to the number of soft errors in the interval. And the y-axis is the number of soft errors trapped at the primary output of the circuit. It can be seen that the pulse width of sensitivity-based hardening is more concentrated on the narrow pulse width. This also explains why the SEVF of sensitivity-based hardening is lower.
In our experiments, using the solved vector will catch more soft errors than random vectors. When the circuit is actually in use, the input vector is related to the application. Detailed analysis of the input vector space and probability distribution is beyond the scope of this article. However, the input vector solved in this paper are important for worstcase SER simulations.
V. CONCLUSION
The reconvergence-phenomenon is common in combinational circuit, but not all reconvergence paths can be sensitized due to logical masking. It's closely dependent on the input vector. It has an impact on the SER evaluation and hardening. In this paper, we have proposed a SAT-based method to search for input vectors that can sensitize the reconvergence paths. The experiment's results show that the proportion of reconvergence paths and satisfiability of different circuits is significantly different. Our method can also find all solutions that satisfy the reconvergence constraints. The sensitive nodes in the circuit can be defined based on this. The results show that compared with random hardening, the average soft error rate is reduced 20% by hardening the node selected by our method. In the future, we will use our method to analyze single event multi transients and its hardening techniques.
